research
∙
07/17/2022
An Automated Testing and Debugging Toolkit for Gate-Level Logic Synthesis Applications
Correctness and robustness are essential for logic synthesis application...
share
research
∙
09/01/2021
Irredundant Buffer and Splitter Insertion and Scheduling-Based Optimization for AQFP Circuits
The adiabatic quantum-flux parametron (AQFP) is a promising energy-effic...
research
∙
11/15/2020
Safety Synthesis Sans Specification
We define the problem of learning a transducer S from a target language ...
research
∙
07/06/2020
Simulation-Guided Boolean Resubstitution
This paper proposes a new logic optimization paradigm based on circuit s...
research
∙
09/05/2018
Synthesizing Adaptive Test Strategies from Temporal Logic Specifications
Constructing good test cases is difficult and time-consuming, especially...
research
∙
07/29/2018
Exact Synthesis of ESOP Forms
We present an exact synthesis approach for computing Exclusive-or Sum-of...
research
∙
05/14/2018
