research
∙
04/24/2023
CEDR-API: Productive, Performant Programming of Domain-Specific Embedded Systems
As the computing landscape evolves, system designers continue to explore...
share
research
∙
11/26/2022
Profile-Guided Parallel Task Extraction and Execution for Domain Specific Heterogeneous SoC
In this study, we introduce a methodology for automatically transforming...
research
∙
07/22/2022
A Hardware-based HEFT Scheduler Implementation for Dynamic Workloads on Heterogeneous SoCs
Non-uniform performance and power consumption across the processing elem...
research
∙
04/15/2022
CEDR – A Compiler-integrated, Extensible DSSoC Runtime
In this work, we present CEDR, a Compiler-integrated, Extensible Domain ...
research
∙
12/16/2021
Performant, Multi-objective Scheduling of Highly Interleaved Task Graphs on Heterogeneous System on Chip Devices
Performance-, power-, and energy-aware scheduling techniques play an ess...
research
∙
11/01/2020
RANC: Reconfigurable Architecture for Neuromorphic Computing
Neuromorphic architectures have been introduced as platforms for energy ...
research
∙
04/08/2020
FPGA Based Emulation Environment for Neuromorphic Architectures
Neuromorphic architectures such as IBM's TrueNorth and Intel's Loihi hav...
research
∙
04/01/2020
User-Space Emulation Framework for Domain-Specific SoC Design
In this work, we propose a portable, Linux-based emulation framework to ...
research
∙
03/19/2020
DS3: A System-Level Domain-Specific System-on-Chip Simulation Framework
Heterogeneous systems-on-chip (SoCs) are highly favorable computing plat...
research
∙
08/10/2019
Work-in-Progress: A Simulation Framework for Domain-Specific System-on-Chips
Heterogeneous system-on-chips (SoCs) have become the standard embedded c...
research
∙
05/10/2016