research
∙
11/16/2021
A Simple Hybrid Model for Accurate Delay Modeling of a Multi-Input Gate
Faithfully representing small gate delay variations caused by input swit...
share
research
∙
06/25/2021
Gain and Pain of a Reliable Delay Model
State-of-the-art digital circuit design tools almost exclusively rely on...
research
∙
04/22/2021
A Composable Glitch-Aware Delay Model
We introduce the Composable Involution Delay Model (CIDM) for fast and a...
research
∙
06/16/2020
Efficient Metastability Characterization for Schmitt-Triggers
Despite their attractiveness as metastability filters, Schmitt-Triggers ...
research
∙
06/15/2020
A Faithful Binary Circuit Model with Adversarial Noise
Accurate delay models are important for static and dynamic timing analys...
research
∙
06/15/2020
Does Cascading Schmitt-Trigger Stages Improve the Metastable Behavior?
Schmitt-Trigger stages are the method of choice for robust discretizatio...
research
∙
06/15/2020
The Metastable Behavior of a Schmitt-Trigger
Schmitt-Trigger circuits are the method of choice for converting general...
research
∙
06/05/2020
Online Test Vector Insertion: A Concurrent Built-In Self-Testing (CBIST) Approach for Asynchronous Logic
Complementing concurrent checking with online testing is crucial for pre...
research
∙
04/09/2018